

ON Semiconductor®

# **NDS9407**

# 60V P-Channel PowerTrench® MOSFET

### **General Description**


This P-Channel MOSFET is a rugged gate version of ON Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V – 20V).


### **Applications**

- Power management
- Load switch
- Battery protection

#### **Features**

- -3.0 A, -60 V.  $R_{DS(ON)} = 150 \text{ m}\Omega \text{ @ V}_{GS} = -10 \text{ V}$   $R_{DS(ON)} = 240 \text{ m}\Omega \text{ @ V}_{GS} = -4.5 \text{ V}$
- · Low gate charge
- · Fast switching speed
- High performance trench technology for extremely low  $R_{\mbox{\scriptsize DS(ON)}}$
- High power and current handling capability





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-60	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-3.0	А
	- Pulsed		-12	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1.0	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +175	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
		(Note 1c)	125	
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	25	


### **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity
NDS9407	NDS9407	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					l
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-60			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to $25^{\circ}C$		-45		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V},  V_{GS} = 0 \text{ V}$ $V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			-1 -10	μА
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \mu A$	-1	-1.6	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to $25^{\circ}C$		4		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$\begin{split} V_{GS} &= -10 \text{ V}, & I_D = -3.0 \text{ A} \\ V_{GS} &= -4.5 \text{ V}, & I_D = -1.6 \text{ A} \\ V_{GS} &= -10 \text{ V}, I_D = -3.0 \text{ A}, T_J = 125 ^{\circ}\text{C} \end{split}$		78 99 122	150 240 250	mΩ
D(on)	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-12			Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = -15 \text{ V}, \qquad I_{D} = -3.0 \text{ A}$		8		S
Dvnamio	: Characteristics					
	Characteristics Input Capacitance	$V_{DS} = -30 \text{ V},  V_{GS} = 0 \text{ V},$		732		pF
C <sub>iss</sub>		$V_{DS} = -30 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ f = 1.0 MHz		732 86		pF pF
C <sub>iss</sub>	Input Capacitance					<u> </u>
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance			86		pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir	Input Capacitance Output Capacitance	f = 1.0 MHz		86	16	pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)			86	16 20	pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir	Input Capacitance Output Capacitance Reverse Transfer Capacitance  g Characteristics (Note 2) Turn-On Delay Time	f = 1.0  MHz $V_{DD} = -30 \text{ V}, \qquad I_D = -1 \text{ A},$		86 38		pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir t <sub>d(on)</sub> t <sub>r</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance  g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time	f = 1.0  MHz $V_{DD} = -30 \text{ V}, \qquad I_D = -1 \text{ A},$		86 38 8 11	20	pF pF ns
Ciss Coss Crss Switchir did(on) dir	Input Capacitance Output Capacitance Reverse Transfer Capacitance  In Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	f = 1.0  MHz $V_{DD} = -30 \text{ V}, \qquad I_D = -1 \text{ A},$		86 38 8 11 10	20	pF pF ns ns
Ciss Coss Crss Switchir td(on) tr td(off) tf	Input Capacitance Output Capacitance Reverse Transfer Capacitance  In Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V}, \qquad I_D = -1 \text{ A},$ $V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		86 38 8 11 10	20	pF pF pF
Ciss Coss Crss Switchir td(on) tr td(off) tt	Input Capacitance Output Capacitance Reverse Transfer Capacitance  In Characteristics (Note 2)  Turn—On Delay Time Turn—On Rise Time Turn—Off Delay Time Turn—Off Fall Time Diode Reverse Recovery Time	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V}, \qquad I_D = -1 \text{ A},$ $V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $I_F = -3.0 \text{ A},$		86 38 8 11 10 10 24	20	pF pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir  t <sub>d(on)</sub> t <sub>r</sub> t <sub>t</sub> t <sub>d(off)</sub> t <sub>t</sub> q <sub>rr</sub> Q <sub>rr</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance  g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Diode Reverse Recovery Time Diode Reverse Recovery Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V},  I_{D} = -1 \text{ A},$ $V_{GS} = -10 \text{ V},  R_{GEN} = 6 \Omega$ $I_{F} = -3.0 \text{ A},$ $d_{iF}/d_{t} = 100 \text{ A/}\mu\text{s}$		86 38 8 11 10 10 24 66	20 20 20	pF pF pF
Ciss Coss Crss Switchir Id(on) Itr Id(off) Itr Curr Qrr Qg Qgs	Input Capacitance Output Capacitance Reverse Transfer Capacitance  g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Diode Reverse Recovery Time Diode Reverse Recovery Charge Total Gate Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V}, \qquad I_{D} = -1 \text{ A},$ $V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $I_{F} = -3.0 \text{ A},$ $d_{iF}/d_{t} = 100 \text{ A/µs}$ $V_{DS} = -30 \text{ V}, \qquad I_{D} = -3.0 \text{ A},$		86 38 8 11 10 10 24 66 16	20 20 20	pF pF pF ns ns ns ns ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>t</sub> q <sub>rr</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance  Input Capacitance Reverse Transfer Capacitance  Input Capacitance Input Capacitanc	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V},  I_D = -1 \text{ A},$ $V_{GS} = -10 \text{ V},  R_{GEN} = 6 \Omega$ $I_F = -3.0 \text{ A},$ $d_{iF}/d_t = 100 \text{ A/µs}$ $V_{DS} = -30 \text{ V},  I_D = -3.0 \text{ A},$ $V_{GS} = -10 \text{ V}$		86 38 8 11 10 10 24 66 16 2.2	20 20 20	pF pF pF ns ns ns ns ns nC nC
$C_{iss}$ $C_{oss}$ $C_{rss}$ Switchir $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_t$ $t_{rr}$ $t_{rr}$ $t_{rr}$ $t_{rr}$ $t_{g}$ $t_{g}$ $t_{g}$ $t_{g}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance  g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Diode Reverse Recovery Time Diode Reverse Recovery Charge Total Gate Charge Gate-Source Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = -30 \text{ V},  I_D = -1 \text{ A},$ $V_{GS} = -10 \text{ V},  R_{GEN} = 6 \Omega$ $I_F = -3.0 \text{ A},$ $d_{IF}/d_t = 100 \text{ A/µs}$ $V_{DS} = -30 \text{ V},  I_D = -3.0 \text{ A},$ $V_{GS} = -10 \text{ V}$ and Maximum Ratings		86 38 8 11 10 10 24 66 16 2.2	20 20 20	pF pF pF ns ns ns ns ns nC nC

#### Notes:

R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a) 50°C/W when mounted on a 1in² pad of 2 oz copper



b) 105°C/W when mounted on a .04 in<sup>2</sup> pad of 2 oz copper



c) 125°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics**








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative